

## General Description

The MIC5800/5801 latched drivers are high-voltage, highcurrent integrated circuits comprised of four or eight CMOS data latches, a bipolar Darlington transistor driver for each latch, and CMOS control circuitry for the common CLEAR, STROBE, and OUTPUT ENABLE functions.
The bipolar/MOS combination provides an extremely lowpower latch with maximum interface flexibility. MIC5800 contains four latched drivers; MIC5801 contains eight latched drivers.
Data input rates are greatly improved in these devices. With a 5 V supply, they will typically operate at better than 5 MHz . With a 12 V supply, significantly higher speeds are obtained.The CMOS inputs are compatible with standard CMOS, PMOS, and NMOS circuits. TTL or DTL circuits may require the use of appropriate pull-up resistors. The bipolar outputs are suitable for use with relays, solenoids, stepping motors, LED or incandescent displays, and other high-power loads.Both units have open-collector outputs and integral diodes for inductive load transient suppression. The output transistors are capable of sinking 500 mA and will sustain at least 50 V in the OFF state. Because of limitations on package power dissipation, the simultaneous operation of all drivers at maximum rated current can only be accomplished by a reduction in duty cycle. Outputs may be paralleled for higher load current capability.

## Features

- 4.4MHz Minimum Data Input Rate
- High-Voltage, Current Sink Outputs
- Output Transient Protection
- CMOS, PMOS, NMOS, and TTL Compatible Inputs
- Internal Pull-Down Resistors
- Low-Power CMOS Latches


## Ordering Information

| Part Number | Temperature Range | Package |
| :--- | :---: | :---: |
| MIC5800BN | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 14 -Pin Plastic DIP |
| MIC5800BM | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $14-$ Pin SOIC |
| MIC5801BN | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $22-$ Pin Plastic DIP |
| $5962-8764001 \mathrm{WA}^{1}$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $22-$ Pin CERDIP |
| MIC5801BV | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $28-$ Pin PLCC |
| MIC5801BWM | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $24-$ Pin SOIC |

${ }^{1}$ Standard Military Drawing number for MIC5801AJBQ

## Functional Diagram



## Typical Input



Absolute Maximum Ratings: (Notes 1-6)
at $+25^{\circ} \mathrm{C}$ Free-Air Temperature

| Output Voltage, VCE | 50 V |
| :--- | ---: |
| Supply Voltage, VDD | 15 V |
| Input Voltage Range, VIN | -0.3 V toDD <br> Continuous Collector Current, IC <br> Package Power Dissipation: <br> MIC5800 Plastic DIP (Note 1) |
| MIC5801 Plastic DIP (Note 2) |  |
| MIC5800 SOIC (Note 3) | 2.1 W |
| MIC5801 PLCC (Note 4) | 2.5 W |
| MIC5801 CERDDP (Note 5) | 1.0 W |
| Operating Temperature Range, $\mathrm{T}_{\mathrm{A}}$ | 2.25 W |
| Storage Temperature Range, $\mathrm{T}_{\mathrm{S}}$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
|  | $-65^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |

Note 1: Derate at $16.7 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$
Note 2: Derate at $20 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$
Note 3: Derate at $8.5 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$
Note 4: Derate at $18.2 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$
Note 5: Derate at $25 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$
Note 6: Micrel CMOS devices have input-static protection but are susceptible to damage when exposed to extremely high static electrical charges.

## Pin Configuration



MIC5800BN, BM



## MIC5801BWM

## Pin Configurations (continued)



## MIC5801BV

## Allowable Output Current As A Function of Duty Cycle

MIC5801BN, AJBQ


Electrical Characteristics: at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$ (unless otherwise noted)

| Characteristic | Symbol | Test Conditions | Limits |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| Output Leakage Current | $I_{\text {CEX }}$ | $\mathrm{V}_{\mathrm{CE}}=50 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  |  | 50 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\mathrm{CE}}=50 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+70^{\circ} \mathrm{C}$ |  |  | 100 |  |
| Collector-Emitter Saturation Voltage | $\mathrm{V}_{\text {CE(SAT }}$ | $\mathrm{I}_{\mathrm{C}}=100 \mathrm{~mA}$ |  | 0.9 | 1.1 | V |
|  |  | $\mathrm{I}_{\mathrm{C}}=200 \mathrm{~mA}$ |  | 1.1 | 1.3 |  |
|  |  | $\mathrm{I}_{\mathrm{C}}=350 \mathrm{~mA}, \mathrm{~V}_{\mathrm{DD}}=7.0 \mathrm{~V}$ |  | 1.3 | 1.6 |  |
| Input Voltage | V IN(0) |  |  |  | 1.0 | V |
|  | $\mathrm{V}_{\text {IN }}(1)$ | $\mathrm{V}_{\mathrm{DD}}=12 \mathrm{~V}$ | 10.5 |  |  |  |
|  |  | $\mathrm{V}_{\mathrm{DD}}=10 \mathrm{~V}$ | 8.5 |  |  |  |
|  |  | $\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}$ (See Note) | 3.5 |  |  |  |
| Input Resistance | RIN | $\mathrm{V}_{\mathrm{DD}}=12 \mathrm{~V}$ | 50 | 200 |  | $\mathrm{k} \Omega$ |
|  |  | $\mathrm{V}_{\mathrm{DD}}=10 \mathrm{~V}$ | 50 | 300 |  |  |
|  |  | $\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}$ | 50 | 600 |  |  |
| Supply Current | IDD(ON) <br> (Each <br> Stage) | $\mathrm{V}_{\mathrm{DD}}=12 \mathrm{~V}$, Outputs Open |  | 1.0 | 2.0 | mA |
|  |  | $\mathrm{V}_{\mathrm{DD}}=10 \mathrm{~V}$, Outputs Open |  | 0.9 | 1.7 |  |
|  |  | $\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}$, Outputs Open |  | 0.7 | 1.0 |  |
|  | IDD(OFF) <br> (Total) | $\mathrm{V}_{\mathrm{DD}}=12 \mathrm{~V}$, Outputs Open, Inputs $=0 \mathrm{~V}$ |  |  | 200 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}$, Outputs Open, Inputs $=0 \mathrm{~V}$ |  | 50 | 100 |  |
| Clamp Diode Leakage Current | $\mathrm{I}_{\mathrm{R}}$ | $\mathrm{V}_{\mathrm{R}}=50 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  |  | 50 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\mathrm{R}}=50 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+70^{\circ} \mathrm{C}$ |  |  | 100 |  |
| Clamp Diode Forward Voltage | $\mathrm{V}_{\mathrm{F}}$ | $\mathrm{I}_{\mathrm{F}}=350 \mathrm{~mA}$ |  | 1.7 | 2.0 | V |

NOTE : Operation of these devices with standard TTL or DTL may require the use of appropriate pull-up resistors to insure a minimum logic " 1 ".


## Timing Conditions

## (Logic Levels are VDD and Ground)

A. Minimum data active time before strobe enabled (data set-up time) ....................................................................50ns
B. Minimum data active time after strobe disabled (data hold time) .......................................................................... 50ns
C. Minimum strobe pulse width .............................................................................................................................. 125ns
D. Typical time between strobe activation and output on to off transition ................................................................ 500ns
E. Typical time between strobe activation and output off to on transition................................................................ 500 ns
F. Minimum clear pulse width ...............................................................................................................................300ns
G. Minimum data pulse width ................................................................................................................................225ns

## Truth Table

|  |  |  | Output | OUT $_{N}$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{IN}_{\mathrm{N}}$ | Strobe | Clear | Enable | $\mathrm{t}-1$ | t |
| 0 | 1 | 0 | 0 | X | OFF |
| 1 | 1 | 0 | 0 | X | ON |
| X | X | 1 | X | X | OFF |
| X | X | X | 1 | X | OFF |
| X | 0 | 0 | 0 | ON | ON |
| X | 0 | 0 | 0 | OFF | OFF |

$X=$ Irrelevant
$\mathrm{t}-1=$ previous output state
$t=$ present output state

Information present at an input is transferred to its latch when the STROBE is high. A high CLEAR input will set all latches to the output OFF condition regardless of the data or STROBE input levels. A high OUTPUT ENABLE will set all outputs to the off condition, regardless of any other input conditions. When the OUTPUT ENABLE is low, the outputs depend on the state of their respective latches.

## Typical Application

## Unipolar Stepper-Motor Drive



UNIPOLAR WAVE DRIVE


UNIPOLAR 2-PHASE DRIVE


## Typical Applications, Continued



MIC5800 Incandescent/Halogen Lamp Driver

